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Abstract—We present two test-data delivery optimization algo-
rithms for system-on-chip (SOC) designs with hundreds of cores,
where a network-on-chip (NOC) is used as the interconnection
fabric. We first present an effective algorithm based on a subset-
sum formulation to solve the test-delivery problem in NOCs
with arbitrary topology that use dedicated routing. We further
propose an algorithm for the important class of NOCs with grid
topology and XY routing. The proposed algorithm is the first to
co-optimize the number of access points, access-point locations,
pin distribution to access points, and assignment of cores to access
points for optimal test resource utilization of such NOCs. Test-
time minimization is modeled as an NOC partitioning problem
and solved with dynamic programming in polynomial time. Both
the proposed methods yield high-quality results and are scalable
to large SOCs with many cores. We present results on synthetic
grid topology NOC-based SOCs constructed using cores from
the ITC’02 benchmark, and demonstrate the scalability of our
approach for two SOCs of the future, one with nearly 1,000 cores
and the other with 1,600 cores. Test scheduling under power
constraints is also incorporated in the optimization framework.
I. Introduction
RECENT YEARS have seen the large-scale integration ofan increasing number of embedded cores in system-on-
chip (SOC) design. It has been predicted that the number of
cores on a single chip will continue to increase in the future
[1], [2]. These predictions are being matched by industry
trends. For example, Nvidia has developed a manycore chip,
called Fermi, that includes 512 CUDA cores [3]. Intel has
announced a co-processor called Knights Corner that has over
50 cores [4].
To support high data bandwidth in such manycore SOCs,
a suitable on-chip communication infrastructure is needed.
Continued increase in wire lengths relative to feature size, and
the associated problems of interconnect delay and power con-
sumption, have motivated research on scalable communication
infrastructures. Furthermore, the continuous reduction in the
design cycle time requires not only logic cores, but also the
on-chip interconnect fabric to be reusable.
Studies have shown that compared to buses, a packet-
switched network-on-chip (NOC) is better suited for
communication-intensive applications with as few as 8 cores
[5]. For systems with up to 16 cores, the bus-based inter-
connection fabric was found to be better only in cases of
lighter workloads. For SOCs with a larger number of cores,
an NOC offers many benefits, including reduced wire lengths,
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less power consumption, and better scalability. An NOC is
therefore viewed as a promising alternative to today’s bus-
based communication fabric.
Automatic test equipment (ATE) is used to deliver test
patterns to the logic cores in an SOC and analyze test
responses. Since the ATE represents a significant investment,
it is necessary to develop a systematic approach for utilizing
ATE resources optimally. Several studies reported reduction
of test cost through effective utilization of test resources, such
as tester memory and tester channels, to test an SOC using
dedicated test access mechanisms (TAM) [6]–[8].
Instead of implementing a dedicated TAM for many-core
SOCs with an NOC interconnection fabric, the NOC infras-
tructure itself can be used for test data delivery to the cores.
Access points are used to interface an ATE with the NOC
for transporting test data between ATE and cores over NOC,
and special test wrappers are implemented around the cores
[9]–[13]. To ensure congestion-free test data delivery and
minimize test time, a number of scheduling techniques have
been developed (e.g. [13]–[20]).
The minimization of the overall test time using the NOC is a
complex problem requiring co-optimization of the number and
placement of access points, of the distribution of ATE channels
to these access points, and of the assignment of cores to access
points for test data delivery. Most previous approaches neglect
one or more of these aspects. To be practical, the optimization
technique must be scalable to hundreds of cores.
This paper addresses the above challenges. Its major con-
tributions are as follows:
• We present a novel algorithm for minimizing test time
for NOCs with arbitrary topology and dedicated routing
that consistently yields shorter test times than previous
approaches. This algorithm can also be used to minimize
test times for SOCs using dedicated TAMs.
• We model test-delivery optimization problem for an
NOC-based many-core SOC with grid topology as a grid
partitioning problem and develop a dynamic program-
ming solution.
• We show that optimal grid partitioning leads to significant
reductions in test time. The partitioning solution is opti-
mal in that minimum test time is obtained for rectangular
partitions. The test times obtained using DP for the
rectangular NOC topology are close to (no more than 10%
in most cases) TAM-independent provable lower bounds.
• We demonstrate the scalability of the proposed method
by deriving optimization results for realistic SOCs of
today and for the future. We present results for a 400-
core SOC (20x20 NOC) of today, and even larger SOCs
of the future—992 cores (32x31 NOC) and 1,600 cores
(40x40 NOC). The results were obtained in reasonable
2time using modest computing resources.
• We show how test scheduling can be carried out under
power constraints.
• The proposed dynamic-programming algorithm computes
the pareto frontier for a range of access-point counts and
total test-pin counts in a single run. Therefore, a wealth
of data can be obtained to effectively choose the number
of access points and test channels for the SOC.
The rest of the paper is organized as follows. Section II
discusses related prior work. Section III introduces the subset-
sum problem, and shows how it can be used for solving the
test-scheduling problem in SOCs. Section IV provides details
about the proposed dynamic programming algorithm. Test
scheduling under power constraints is discussed in Section V.
Results are presented in Section VI, and Section VII concludes
the paper.
II. Related prior work
A typical NOC is made up of several network tiles. A
network tile, in turn, is composed of a router, a core and
a core-to-network interface [21]. Routers are responsible for
routing communication data according to a routing protocol.
Routers are interconnected using links that are composed of
multiple channels. A network interface translates between a
router’s and a core’s communication protocols.
The topology of the network describes the logical layout of
the NOC. In a grid-based layout, a router has multiple input
and output ports, e.g., one port each for five different directions
(north, south, east, west and core). A router receives data on
one of its input ports and forwards it to one of the output ports
according to the routing protocol. In the XY-routing protocol,
data is first routed along the X and then along the Y axis.
Since this scheme is not affected by on-chip network traffic,
routing decisions are deterministic.
The testing of the NOC infrastructure, fault detection, and
reconfiguration in the presence of faults have been studied
in [22], [23]. A scheduling algorithm that assigns a higher
priority to cores requiring longer test time, and finds shorter
test-delivery paths to these cores, was proposed in [15]. This
approach was extended to take into account power constraints
in [14], [16]. An optimization method to identify dedicat-
ed routing paths and incorporate precedence constraints and
shared BIST resources was provided in [24].
A differential clocking scheme to reduce power consump-
tion in the cores, and utilize the capability of an NOC to
run at a frequency higher than scan clock, was presented in
[17]. Multiple clock speeds can also be leveraged to reuse
common links connected to cores on a time-sharing basis [18].
Simultaneous optimization of NOC testing and core testing
was presented in [19].
A test-wrapper design for the reuse of functional intercon-
nects was introduced in [12], [13]. TAM width constraints
imposed by the NOC flit width, and the associated problem of
flit-bit under-utilization were highlighted in [25]. Other design
approaches are presented in [10], [11], but these methods do
not show how test time reduction can be achieved.
The compression of test input data for reducing the number
of test input pins was studied in [26]. Test-output compression
to reduce output pin-count was discussed in [20]. Our approach
can be extended to incorporate input and output compression
as proposed in [20], [26].
The need for partitioning the NOC to avoid jitter-less
transport of test and response data, and distributing different
bandwidths to these partitions was introduced in [9]. The TR-
Architect test scheduling algorithm [27] was extended in [13]
to minimize test time in a NOC with arbitrary topology and
dedicated routing. However, a systematic method for creating
valid partitions in an NOC with a grid topology that only
support XY-routing method was not considered.
In [20], a general test-scheduling problem was formulated
and solved using ILP. Furthermore, a heuristic approach was
also presented, where contention was avoided for routers and
links between cores that were assigned to different access
points. However, the heuristic is based on ILP that does not
scale well with the number of cores and the number of access
points. No methodology was discussed on an appropriate
selection of the total number of pins or the number of access
points. Moreover, no strategy for locating optimal positions of
access points was discussed in [20].
Two methods for delivering test data using NOC have been
studied in previous work. In packet-based scheduling [15],
every packet is scheduled independent of others; a path is
reserved for one packet and packets belonging to the same
test set can be assigned a different set of NOC resources. The
second approach, based on dedicated routing [24], schedules
all test packets of a core using the same path in the NOC.
Due to its simplicity, test scheduling using dedicated routing
has been further explored in [13] and [28].
III. Test Scheduling for NOCs with dedicated routing
A. Problem description
A graph-theoretic formulation for test-time minimization for
NOCs with dedicated routing is presented in [13]. A graph
is first constructed using the topology of NOC with network
tiles representing nodes and edges between nodes replacing
links. The goal is to partition the graph into disjoint connected
components, and distribute pins to each component such that
the maximum test time of each component is minimized. The
test time of a component is equal to the sum of the test times of
the cores in the component. The test time of a core depends
on the number of pins allotted to the component to which
the core belongs. We use the same formulation for devising a
test-scheduling algorithm for an arbitrary topology. We further
assume a dedicated routing path for the testing of each core
in line with previous work on test scheduling [13], [24], [28].
We build on the system model presented in [9] where ATE
interface (access points) and core wrapper do all the protocol
and width conversion such that both the ATE and the circuit
under test (CUT) are unaware of the on-chip routing protocol
and NOC design. We assume a width conversion ratio of one
in this work; any other ratio can easily be accounted for.
B. Outline of the algorithm
If we exclude the initial delay introduced during setting up
of dedicated routes in NOC for test-data delivery and response
3SolveSubsetSum (X)
1: S UM(1, x1)← true
2: for i← 2 to n do
3: for s← LS S P to US S P do
4: if s = xi or S UM(i − 1, s) = true or S UM(i − 1, s − xi) = true
then




9: return S UM
Fig. 1. Pseudocode for the procedure SolveSubsetSum.
collection, the test time minimization problem for NOCs with
dedicated routing can be considered as a special case of the
bus-based TAM optimization problem [13]. This is because
any partition of the set of cores is a valid solution candidate to
the latter, while only those partitions that represent connected
components in the graphical representation of the given NOC
topology are solution candidates to the former. Hence, we first
revisit the TAM optimization problem described in [6], [27]
for a bus-based TAM architecture. By limiting the partitions
considered by our algorithm to those that form valid connected
components, the algorithm is also directly applicable to the
NOC test scheduling problem (Section III.F).
The TAM optimization problem, discussed in [6], [27], can
be stated as follows. Given a set of cores with respective
test time information for a range of pin widths, total TAM
width, and the maximum number of TAM partitions, we have
to find an assignment of cores to the TAM partitions and the
TAM width of each partition such that the overall test time
is minimized. We view this problem from a different angle;
we partition the set of cores into disjoint subsets, and find an
optimal distribution of pins or TAM wires to these subsets
to minimize test time. A systematic method of enumerating
candidate partitions is discussed.
Our algorithm consists of three parts: a subset-sum for-
mulation to effectively enumerate candidate partitions in a
reasonable time, a greedy method to optimally distribute pins
to a given partition, and a brief introduction to the subset-sum
problem and a method to solve it. We first describe the subset-
sum problem (SSP) before elaborating on how we utilize SSP
to tackle the TAM-optimization problem.
C. Subset-sum problem (SSP)
The subset sum problem (SSP) is posed in the form of a
question. Given a set of n integers, X = {x1, x2, · · ·, xn}, does
there exist a non-empty subset, whose elements sum to zero?
This problem is known to be NP-complete [29]. An equivalent
version of this problem asks the question if there is a subset
of the given set with the sum of its elements equal to a given
integer s. There exists no algorithm that can solve a given
instance of SSP in polynomial time. However, a method based
on dynamic programming solves the problem optimally in
pseudo-polynomial time [29]. Figure 1 outlines this method—
we call it SolveSubsetSum—that has run-time complexity of
O(n(LS S P − US S P)), where LS S P is the least element of the
given set, and US S P is the sum of all positive integers of the
set, and LS S P ≤ s ≤ US S P.
distributePins (P)
1: for i← 1 to P do
2: max time subset ← subset with maximum test time
3: Increment the pins assigned to max time subset by 1
4: Update the test time of max time subset
5: end for
Fig. 2. Method for distributing P pins given a partition of set of cores.
The binary element S UM(i, s) of the 2-D array S UM stores
a true if it is possible to create a subset from the set {x1, x2, · ·
·, xi} with sum s, otherwise it stores a false. From the procedure
SolveSubsetSum, it is evident that S UM(i, s) is true only
under three conditions:
• The subset consists only of xi, i.e., s = xi.
• There exists a subset with sum s without using the
element xi, i.e., S UM(i − 1, s) is true.
• The subset contains xi in addition to elements from the
set {x1, x2, · · ·, xi−1}, i.e., S UM(i − 1, s − xi) is true.
This recursive formulation is the foundation for solving SSP
in pseudo-polynomial time and we leverage this idea for TAM
optimization. We use repeated invocations of the above method
on multiple instances of SSP to enumerate several candidate
partitions of the given set of cores in K subsets, and use a
greedy approach to distribute pins to these subsets.
D. Optimal pin distribution for a partition
Suppose the given set of cores is partitioned into K disjoint
subsets, and the cores in a subset are assigned to the same
TAM. Moreover, no two cores from different subsets use the
same TAM. The number of pins available for distribution is
P, where P is the total TAM width.
We present a greedy algorithm for distributing P pins and
prove that the greedy approach is optimal for a partition of
a given set of cores. Figure 2 outlines the algorithm for pin
distribution. In each iteration, the subset having the maximum
test time is assigned an additional pin. The algorithm termi-
nates after every pin is assigned.
Let GP = {g1, g2, · · ·, gP} be the solution generated by the
greedy approach, where gi denotes the index of the subset to
which the ith pin is assigned. Clearly, 1 ≤ gi ≤ K, for all
i. Let OP = {o1, o2, · · ·, oP} be an arbitrary sequence of pin
assignments that leads to an optimal solution.
Let Tg(i) denote the SOC test time after the ith pin is
assigned using the greedy approach. Similarly, let To(i) denote
the SOC test time in the ith step for the given arbitrary se-
quence. Furthermore assume that τg(i, b) is the test time for the
bth subset after the ith iteration using the greedy approach. Let
τo(i, b) denotes the same quantity for the arbitrary sequence.
Clearly, Tg(i) = maxb{τg(i, b)} ⇒ τg(i, b) ≤ Tg(i) ∀b, and
To(i) = maxb{τo(i, b)} ⇒ τo(i, b) ≤ To(i) ∀b.
Lemma 1. The test time does not increase in any iteration of
the greedy method, i.e., Tg(i + 1) ≤ Tg(i).
Proof. The test time of a core does not increase with the
addition of a pin. Since a pin is added at each step or iteration
to exactly one subset, the test time of that subset can only
decrease or remain the same. The test times of other subsets
4optimizeTAM (X, K, depth, candidate partition)
1: if X = ∅ or depth = K − 1 then
2: Call distributePins on candidate partition
3: update min test time
4: return
5: end if
6: Compute LT AM
7: S UM = SolveSubsetSum(X) // if depth = 0, need not be done repeatedly.
8: for s← LT AM − ∆ to LT AM + ∆ do
9: Xs = findSubset(S UM, s)
10: Add Xs to candidate partition, if Xs exists, otherwise continue
11: X f ilter ← X\Xs
12: optimizeTAM (X f ilter , K, depth + 1, candidate partition)
13: Remove Xs from candidate partition
14: end for
Fig. 3. Pseudo code for the procedure optimizeTAM.
remain unaffected. This is also true for the arbitrary sequence,
i.e., To(i + 1) ≤ To(i). 
Lemma 2. In the partial sequence Gk = {g1, g2, · · ·, gk},
suppose that the pin k was added to the subset bm during
the kth step, i.e., gk = bm and Tg(k) = τg(k, bm). If a pin is
removed from a subset, say b′, such that bm , b′, then the
updated test time of the SOC is strictly greater than Tg(k).
Proof. According to the greedy procedure, a pin is added to
a subset only when it has the maximum test time during an
iteration. Since a pin is removed from b′, the pin must have
been added to b′ during an iteration, say i < k, such that
τg(i, b′) = Tg(i). From Lemma 1, Tg(k) ≤ Tg(i) = τg(i, b′).
Therefore, the updated test time of b′ after removing a pin
is τg(i, b′). Note that the greedy procedure keeps on selecting
the same subset until its test time is strictly lower than another
subset. Since bm , b′, τg(i, b′) > Tg(k). Since the test time of
b′ dominates Tg(k), the SOC test time is τg(i, b′) > Tg(k). Note
that the addition of the removed pin to any other subset does
not reduce the SOC test time.
If bm = b′, then τg(i, b′) ≥ Tg(k) holds. 
Theorem 1. The greedy algorithm of Figure 2 finds an optimal
distribution of pins for a given partition on the set of cores.
Proof. We prove the theorem by contradiction. At step i, if
the distribution of pins is same for both the methods, Tg(i) =
To(i) holds. If the distribution of pins is not the same, then
there exists at least one subset that is assigned at least one
more pin in the greedy approach than what is assigned to it
in the other approach. If we try to rearrange the pins in the
greedy sequence to match the pin distribution obtained from
the arbitrary approach, then by Lemma 2, the test time can
only increase; hence Tg(i) ≤ To(i) ∀i. 
E. Enumeration of candidate partitions
The TAM-optimization problem has been shown to be NP-
complete using transformation from the bin-packing problem
in [30]; therefore, a polynomial-time algorithm cannot be
designed for solving the problem optimally. The test time of
cores is mapped to integer elements of the given set in SSP.
Assuming that only one pin available to each TAM, a set
consisting of the test times of all cores using just a single
pin is created. The test times vary from small to large values
depending on the scan chain length and the number of test
patterns of individual cores. If the range is very large, it may
be computationally prohibitive to run dynamic programming
(Figure 1), both in terms of time and space. Therefore, the test
times are scaled down by a factor of the lowest test time before
approximating them to nearest integer values. The procedure
optimizeTAM of Figure 3 is called on this set to create K
subsets. The greedy method outlined in Figure 2 is executed
on the resulting partition and the test time is noted.
The element S UM(i, s), for every s, holds an answer to
the question whether the set {x1, x2, · · ·, xi} has a subset, the
elements of which sum to s. For every value of s, we get
a unique subset, if S UM(i, s) holds a true. The procedure
findSubset finds such a subset; it searches through the
entries of the 2-D array S UM and constructs a solution. This
is the backbone for enumerating candidate partitions. Note
that the procedure optimizeTAM is a recursive procedure and
the maximum recursive depth is equal to the total number of
subsets that are needed to be created. In each recursive step,
a subset Xs is created with sum less than equal to s. Then
a new set X f ilter is obtained by removing the elements in Xs
from X. While Xs is appended to the list candidate partition,
which stores the subsets in a candidate partition, the set X f ilter
is fed in the next level of recursion. After returning from the
recursive call, Xs is removed from candidate partition.
This methodology can potentially enumerate all partitions,
but for keeping the computation time low, we do not search
through all the entries of the array S UM. First a lower bound
LT AM is computed as
∑
x
K−depth , where x ∈ X. The variable s is
varied from LT AM−∆ to LT AM +∆, where ∆ is a parameter that
controls the size of solution space that is to be searched. Since
the size of X decreases in every recursive step, we reduce the
value of ∆ by half in our experiments in successive recursive
steps (not shown in Figure 3). Either a timeout can be set on
the overall procedure, or a limit be placed on the maximum
number of candidate partitions that are to be enumerated.
F. Application to NOC
Similar to extension made for NOCs in [13], the method
described in the previous subsection is modified for solving
the test-delivery problem in an NOC. Listed below are the
required modifications:
• The findSubset procedure only returns a subset, whose
elements form a connected graph.
• In the distributePins, the number of pins assigned to
each subset is no more than the channel width.
The method described in [13] creates several connected com-
ponents in its initial step and subsequently attempts to find a
partition that minimizes test time; there is no control on how
many connected components are created in the final solution.
In contrast, our approach takes the number of access points (or
connected components) as an input parameter. In Section VI,
we show how restricting the number of connected components
in [13] adversely impacts test time. Even if the number of
connected components is kept unrestricted, for larger NOCs
with a grid topology, we demonstrate that the method in [13]
produces a significantly large number of access points with
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Fig. 4. A flowchart showing the optimization methods to choose from,
depending on the NOC topology, and highlighting the main difference between
the two methods.
test times that are worse than the test times produced by our
method with much fewer access points. More access points
leads to additional DFT cost and higher power consumption.
IV. Dynamic Programming Approach for Grid Topology
The above approach and the approach from [13] are not
applicable to an NOC with mesh topology that only supports
XY-routing protocol for on-chip communication, as they create
connected components of arbitrary shapes and do not ensure
that packets are delivered without any conflict when the
routing mechanism is XY. Moreover, XY routing can be
viewed as a special case of dedicating routing, if the paths
taken by packets in the former case are encoded in packet
headers in the latter; therefore, the method that we propose in
this section can still be used for NOCs with grid topology that
use dedicated routing. We will demonstrate that by using XY-
routing with grid topologies, we obtain better solutions than
reported in [13] for larger NOCs. Figure 4 highlights the main
difference between the two proposed methods.
A. Preliminaries
The basic idea of our approach is to partition a two-
dimensional grid-structured NOC into rectangular regions, and
interface each region with the ATE such that the testing in each
region can be carried out in parallel without any contention for
routers and links. The cores in a region are tested sequentially,
and the regions are tested in parallel. This concept is illustrated
in Figure 7. The figure shows a partition of a 4x4 NOC into
three rectangular regions. These regions are interfaced with an
ATE through ATE interfaces. The ATE drives test in all three
regions simultaneously.
The goal of partitioning is to minimize test time for the
region with the maximum test time. This method is suitable
for NOCs that implement the XY-routing protocol, which is
a popular routing algorithm because of its easy hardware
implementation and guaranteed deadlock-free routing.
The advantage of optimal partitioning is illustrated in Figure
5. Each sub-figure shows a different partition of the same 4x4
2D grid network, where each cell represents a network tile.
The number in each cell is the number of clock cycles needed
to test the core in that network tile. Note that the additional
time needed to establish a connection to a core from an access
point is neglected here because it is very small compared to the
test times of the cores. For the purpose of illustration only, we
assume that the test pins are evenly distributed to the access




















Fig. 6. Two examples of inadmissible partitioning.
that is required to test the chip. Since each region is tested in
parallel, the maximum number of clock cycles needed to test
any region is T . Figure 5(b) shows an optimal partitioning that
reduces test time by 40% compared to the partitions shown in
Figure 5(c). The number of regions is three in this figure, but
in general, it is an input parameter to the proposed framework.
B. Problem formulation
An NOC N with a grid topology can be viewed as a rectan-
gle in a two-dimensional Cartesian plane with the bottom-left
corner of N coinciding with the origin (0, 0) of this plane.
Any rectangle R can be uniquely identified with a four-tuple
representation [i, j, l,w] where (i, j) is the bottom-left corner
of R, and l and w are the length and width of R, respectively.
This representation can be captured by a concise expression,
R ≡ [i, j, l,w]. If the dimension of N is mxn, we can write: N
≡ [0, 0,m, n].
Our goal is to optimally partition N into rectangular regions
such that testing can be carried out independently in each
region, thereby minimizing overall test time. This particular
choice of regions being rectangular is motivated by two
reasons: first, the popular XY-routing algorithm [31], [32]
ensures that there is no conflict in test data transportation
because data will not cross the boundary of regions; second,
it is more tractable to store and use results for subproblems
in our dynamic programming-based approach.
We have to ensure that each region can be accessed by
the ATE without requiring a dedicated TAM, hence, not all
possible partitions of N are admissible. The two partitions
shown in Figure 6, for example, are inadmissible; region B is
enclosed from all sides and it cannot be tested independently.
We say a region to be located at a boundary if it is not
enclosed, i.e., if it has at least one boundary edge. An edge of
such a region R is said to be a boundary edge if it is incident
on one of the edges of the rectangle [0, 0,m, n]. In Figure 6(b),
















Fig. 8. Mapping of a partition to a binary tree (l1, l2, l3, and l4 are separators).
region A has three boundary edges, regions C and D have two
each, E has one, and B has no boundary edges.
We create a partition with the help of a sequence of
separators. A separator is any line segment parallel to either
of the coordinate axes, and divides a region completely into
two sub-regions. We impose the constraint that a separator has
to be parallel to one of the axes. This constraint ensures that
only rectangular regions are formed. We do not consider a
sequence of line segments as shown in Figure 6(a) to create
a partition; it can be easily shown that such a sequence will
always create an enclosed region. A separator is horizontal if
it is parallel to the axis y = 0, and vertical if it is parallel to
x = 0.
The partition shown in Figure 8(a) can be easily mapped
to a binary tree with the region represented by the NOC as
the root of the tree and each intermediate node representing
the sub-region that is created by placing a separator in its
parent region; see Figure 8(b). The orientations of separators
are also captured in the tree in terms of how a non-leaf node is
intersected. We call a region corresponding to a leaf of this tree
as a lea f region. Alternatively, a leaf region can be defined
as a region with no subdivisions.
We define the cost of a leaf region as the sum of the test
times of the cores in that leaf region. The test time of a core
is a function of the number of pins assigned to test the core.
The number of pins used to test a core equals the number of
pins assigned to the leaf region in which the core is present.
The cost of an intermediate region R is the maximum cost
over all costs of the leaf regions contained in R. The cost of























Fig. 9. (a) Figure showing a position of a separator l1 on the grid. (b) &
(c) Figure showing two configurations of a rectangle R after a separator is
placed.
size of a partition is the number of leaf regions created by
that partition. Let us use piN(K, P) to denote the cost of N,
where K is the given partition size (number of regions) and
P is the number of available test pins. We can now formulate
our problem as follows. Our goal is to determine an optimal
sequence of separators such that:
• Each core is present in exactly one leaf region;
• Each leaf region is located at a boundary (boundary-
region constraint);
• piN(K, P) is minimized.
For a given K and P, we use piR to refer to the cost of any
region R. Our goal is also to compute the pin assignment to
each leaf region (pin-assignment problem), i.e., which of the
K pins are used to access different leaf regions.
C. Characterization of the optimal solution structure
Dynamic programming is an effective technique to attack
optimization problems that possesses an optimal substructure,
i.e. for which an optimal solution can be computed from
optimal solution to its smaller subproblems. Dynamic pro-
gramming is typically applied when the same subproblem
appears multiple times when a problem is decomposed; storing
a solution to each subproblem avoids re-computation when it
arises again. In this section, we show why we use dynamic
programming, and how we find an optimal partition and
construct the solution to the problem of test delivery.
In order to obtain an optimal solution, we have to select
a sequence of separators that create a partition of size K. To
simplify the following discussion, we are not considering the
effect of pin width on test time, so we assign a fixed test
time to each core. The extension of the algorithm to cover pin
distribution is subsequently presented in section V.
Consider a mxn grid. Suppose that this grid has to be
partitioned into two regions. In this case, only one separator
is needed. If placed vertically, the separator can be placed at
n−1 different positions. Similarly, m−1 possible positions for
placing a horizontal separator accounts for a total of m + n−2
different positions. In order to minimize the test time, we
compute the overall test time for each position of the separator
and report the position resulting in the minimum test time.
Increasing the partition size K to three requires an additional
separator to be placed. If the first separator l1 is placed as
shown in Figure 9(a), the second separator l2 can either be
placed in Region A or Region B. There are m + a− 2 ways to
7place l2 in A, and m+n−a−2 ways to place in B, resulting in
a total of 2m + n− 4 ways. Thus for each choice of a position
for l1, there are several choices for placing l2. The analysis
can be continued in this way for larger values of K.
Suppose we are given an optimal partition for the grid and
the position of l1 is as shown in Fig. 9. The cost of N (piN)
is the maximum of the costs of the two regions, A and B.
Let us consider three cases: a) the cost of region A, piA, is
greater than that of region B (piB), i.e., piA > piB ; b) piB >
piA; c) piA = piB. In the first case, piA should be the optimal
cost for A. If not, optimal cost for A can replace piA to give
a better value for piN , which is a contradiction because we
assumed piN to be optimal. A similar argument holds for the
symmetrical second case: if piB is not optimal, i.e., if there were
a better value for piB, we can always substitute this value to
yield a better value of piN , which would be a contradiction. The
third case can be analyzed in the same way to conclude that
an optimal solution for this partitioning problem encapsulates
optimal solutions for its subproblems. This property indicates
optimal substructure, which is a basic requirement for applying
dynamic programming. Let us recursively express this property
for the above example:
piN = max{piA, piB} (1)
An optimal value of piN can be obtained by sweeping l1 across
its all possible positions. For each different position ρ of l1,





where pi? is an optimal solution to the actual problem and
ρ varies over all the possible locations for placing l1. Note
that if the grid is to be partitioned into K regions, the sum
of the partition sizes of the regions A and B will be K. The
partition sizes of A and B are not accounted for in the above
equation. The partition cost is a function of partition size.
Since changing the partition size of a region has an impact on
overall partition cost, the value of pi? depends on how many
separators we assign to regions A and B. For a given P, let us
use p˜iR(k) to denote the cost of R when it is partitioned in k
regions. Factoring in the partition sizes for A and B, Equation
(2) becomes:




{max{p˜iA(K − x), p˜iB(x)}}} (3)
where 0 < x < K.
Let us formulate a general equation for all possible sub-
problems. For any region R ≡ [i, j, l,w], we rewrite Equation
(3) by splitting it into two cases: the case when a separator
is swept from top to down, and the case when it is swept
from left to right. These two cases and the regions so formed
are marked in Fig. 9(b) and Fig. 9(c). The final cost is the










{max{p˜iA∗ (k − x), p˜iB∗ (x)}}}} (4)
where 0 < ω < w, 0 < λ < l, 0 < x < k, R ≡ [i, j, l,w],
A# ≡ [i, j, l, ω], B# ≡ [i + ω, j, l,w − ω], A∗ ≡ [i, j, λ,w], and
B∗ ≡ [i, j + λ, l − λ,w].
/*Enumerating all rectangles*/
for w in 1· · ·n, l in 1· · ·m, i in 0· · ·n − w, j in 0· · ·m − l do
/*computing results for all partition sizes*/ STATE for k ← 2 to K
computeAndStore(M, i, j, l,w, k)
end for
Fig. 10. The top-level dynamic programming procedure for partitioning.
computeAndStore(M, i, j, l,w, k)
1: M[i, j, l,w, k]← ∞
2: /*placing a vertical separator at index v*/
3: for v← i + 1 to i + w − 1 do
4: /*Varying partition sizes in the two subregions created by the current
separator. The partition size for one subregion is set to x, and for the
other it is set to k − x*/
5: for x← 1 to k − 1 do
6: t ← max(M[i, j, l, v − i, x],M[v, j, l, i + w − v, k − x])
7: if M[i, j, l,w, k] > t then M[i, j, l,w, k]← t
8: end for
9: end for
/*Similar logic as above for sweeping horizontal separator and updating
M[i, j, l,w, k]*/
Fig. 11. computeAndStore Procedure.
We use Equation (4) in our algorithm. Since a subproblem
is required to be solved in more than one larger problem, we
use dynamic programming to solve this problem. The key idea
is to store results for all subproblems and find the optimal cost
pi?, which is same as p˜iN(K). Next we discuss the algorithm
and the data structures used.
D. Algorithm
The algorithm begins by enumerating all possible rectangles
in N, and for each such rectangle, computing and storing the
optimal cost for all partition sizes k, 0 < k ≤ K. This is
shown in Figure 10. The variables l and w are used to vary the
length and width of the current rectangle, respectively. The pair
(i, j) denotes the bottom-left coordinate of a rectangle. A five-
dimensional integer array M is used for storing the optimal
cost of all rectangles and for all partition sizes. The first four
dimensions are used for identifying a rectangle, and the last
dimension denotes the partition size. The variable k iterates
over all partition sizes less than equal to K. The trivial case of
k = 1 is not shown in the figure and M[i, j, l,w, 1] is initialized
to the sum of the test times of all cores present in the rectangle
[i, j, l,w]. The procedure computeAndStore, shown in Figure
11, describes how the optimal solution is reached.
The element M[i, j, l,w, k] is initialized to a large integer
value and it is updated with a smaller value found on sweeping
the separator, first from left to right, and then from top to
bottom. The variable v stores the current position of the
vertical separator. The optimal cost of the current rectangle
depends on the partition cost of the two new subregions formed
by the separator. The partition cost of subregions, in turn,
depends on their respective partition sizes. We use a variable
x for varying the partition size in one of the subregions. If x
is the partition size of one of the subregions, then k − x is the
partition size for the other subregion.
In addition to producing the cost of an optimal partition, we
also have to keep track of the sequence of separators used to
construct this optimal solution. The procedure ConstructSolu-
tion, described in [33], can be used for this purpose.
8V. Additional constraints and Enhancements
In this section, we incorporate the boundary-region con-
straint, the pin-assignment strategy, and power constraints into
our solution approach.
A. Boundary-region constraint
The boundary-region constraint mandates the inclusion of
only boundary regions in the final solution. As described in
[33], the procedure computeAndStore can be easily modified
to enumerate only admissible partitions.
B. Pin-assignment problem
The test time of a core varies with the TAM width assigned
to it. In this work, we do not consider the case when the TAM
width of a core exceeds the channel width. To incorporate
the effect of pin count on the partition cost, we need to add
one more dimension to the search space. The overall partition
cost can now be expressed as piN(K, P) where P has to be
distributed among all the K regions. The optimal substructure
equation can be rewritten as:




{max{piA(K − x, p), piB(x, P− p)}}},
where 0 < x ≤ K, 0 < p < P and ρ varies over all possible
positions of the separator being placed. This equation can
be further extended to consider the cases of horizontal and
vertical separator, as in Equation (4), but is being omitted
here for the purpose of brevity. For solving this problem, we
evaluate the optimal solution using the same approach as in
Section IV. The dimension of array M is increased to six
such that M[i, j, l,w, k, p] stores the optimal partition cost of
region [i, j, l,w], if the partition size is k and the number of
pins assigned to this region is p. For each value of k, we add
one more loop that iterates over all the pin-counts possible.
Moreover, when a separator is placed, in addition to varying
the size of partitions of the subregions A and B, all possible
distributions of the p pins to the two subregions are evaluated.
For any region R, piR(k, p) is not evaluated for p < k, because
each region should be allotted at least one pin. We use the
equality, piR(k, p) = piR(k, p − 1), if p takes values that are
greater than k times the flit width. The array B is also a
six-dimensional structure now with each element being a six-
tuple structure. Two more tuples are added to specify the pins
allotted to each subregion.
The run-time complexity of the proposed method is
O(m3n2K2P2) if m ≥ n and O(m3n2K2P2) otherwise, as shown
in [33]. The space complexity is O(m3n2KP) [33].
C. Power constraints
The reduction of test application time by manipulating
power profiles of test sets has been studied in [34]. Given
a power constraint, the problem of minimizing the test time
is presented in [34]. A similar problem in the context of
NOC has been formulated and solved using ILP techniques
in [35]. The scheduling problem under power constraints
was shown to be computationally harder than the general
test scheduling problem in [35], and the proposed method
createPowerProfile (R) //R is a leaf region
List ← A list of cores present in the region R sorted in decreasing order
of power consumed.
// time(List(i)) : test time for the ith core in List
// power(List(i)) : power consumption of ith core in List
// ncores : total number cores in R
PRhi = power(List(1))
min power ← ∞; test time← ∑ncoresi=1 time(List(i)); lhi ← 0
for i← 1 to ncores do
pwr ← PRhi × lhi+ power(List(i)) × (test time − lhi)
if min power < pwr then
min power ← pwr; PRlo ←power(List(i))
LRhi ← lhi; LRlo ← test time − lhi
end if
lhi = lhi+ time(List(i))
end for




Fig. 13. Merging of power profiles.
does not scale well with the number of cores. This section
elaborates on ideas presented in [34] to initially treat power as
a design objective to minimize power consumption, and then
subsequently as a design constraint to achieve minimization
of the test application time.
Profiling of power consumption: Accounting for power
during test scheduling entails the modeling of power consumed
by the individual cores. A simplistic approach is to flatten the
power profile of a core to the worst-case instantaneous power
consumption value, i.e., its peak value [34]. The simplicity and
reliability of this model, called the global peak power approx-
imation model (GP-PAM), is achieved at the cost of including
significant false power in the model; false power is the power
that is not consumed, but still being considered. This limits the
degree of test concurrency that can be ideally achieved. The
GP-PAM model is represented by a pair [Pglobal, Lglobal], where
Pglobal is the global peak power consumed over a test length of
Lglobal cycles. Another model, proposed in [34], significantly
reduces false power that enables greater test concurrency. This
model, known as 2LP-PAM, creates a profile having two
peaks, as opposed to a single global peak in GP-PAM. 2LP-
PAM is represented by a vector pair {[Phi, Lhi], [Plo, Llo]}. The
entire test length of a core is divided into two segments; Phi
is the peak power for a test length of Lhi, peak power Plo for
a test length of Llo, and Phi ≥ Plo. The splitting of the power
profile provides more flexibility in scheduling cores under a
power constraint because it approximates false power more
accurately than the GP-PAM model.
We adapt the benefits of 2LP-PAM in our DP approach,
and discuss how to construct power profile of a region —







A1 + A3  < A2 + A3 A1 + A3  > A2 + A3
(a) (b) (c)
Fig. 14. Transformation of a four-peak profile to a profile having two peaks.
(a) (b) (c) (d)
Fig. 15. Another example of profile transformation.
We show how this technique helps in approximating power
consumption and creating room for test concurrency between
cores from different regions under a power constraint. Note
that all cores in a given region are still scheduled sequen-
tially, but the order in which they are scheduled affects the
ability to simultaneously schedule cores in other regions.
The power profile for a leaf region R is created by the
procedure createPowerProfile, as outlined in Figure 12.
The procedure creates the two peaks PRhi and P
R
lo, such that
the area under the profile, PRhi × LRhi + PRlo × LRlo, is minimized.
All the cores are sorted in decreasing order of the power that
they consume during testing. Note that we assume uniform
power consumption within a core during the time it is tested.
The createPowerProfile procedure takes the sorted list of
the cores present in a leaf region R, and finds an index i into
the list that minimizes the area under the resulting profile. PRhi
is the power consumption of first core in the list. The list is
sequentially scanned to find the index i; LRhi is set to the sum
of the test times of the cores indexed one to i−1 in the list, and
LRlo takes the value of sum of the test times of the remaining
cores. PRlo is the power consumption of the i
th core in the list.
Merging power profiles: We next explain how we merge
power profiles of two regions to obtain power profile of the
bigger rectangle under a given power constraint to minimize
test lengths under different scenarios. Given are two power
profiles {[PAhi, LAhi], [PAlo, LAlo]} and {[PBhi, LBhi], [PBlo, LBlo]} for re-
gions A and B, respectively. For merging these profiles, such
that the resultant profile does not exceed the power limit PL,
we first select the region with lower test time (B in this case),
and then shift and flip (mirror image) its power profile; refer
to Figure 13. Shifting the profile ensures that cores of B are
scheduled as late as possible, and flipping it ensures that the
addition of PAhi and P
B
hi is avoided as much as possible, thereby
leading to minimization of the power consumption of the two
regions taken together. Note that creation of schedules for
individual cores is abstracted out with the help of shift and
flip operations on profiles, and this helps in minimizing power
consumption.
The shape of the resulting profile depends on the values
of the peaks of the profiles that are merged, and the power
constraint. For our running example, the merged profile can
look like the profile with four peaks as shown in Figure 13.
To be consistent with the two-peak power model, the number
of peaks has to be reduced to two. The transformation for
this case is shown in Figure 14. In 14(a), different areas are
marked that have to be collapsed with the original profile to
obtain two peaks. Depending on the magnitude of the areas
marked, the final profile can look like Figure 14(b) or Figure
14(c). The decision on which areas to collapse depends on the
area under the profile, and the profile with the least area is
chosen.
We next discuss the impact of power constraints on the
merging of profiles. In the case when a power violation occurs,
the profile for B is shifted until no violation is caused. If the
two lower peaks from the two regions exceed the power limit
PL, i.e., PAlo + P
B
lo > PL, then the two power profiles cannot
overlap. In such a case, we sort the four peaks in descending
order and place them side-by-side to create a profile shown in
Figure 15(a). Different combinations of the marked areas are
grouped together to reduce the number of peaks to two. The
final profile can be any one of the profiles as shown in 15(b),
15(c) and 15(d).
We have implemented a dedicated transformation procedure
for all kinds of profiles that can result from the merge
operation. The enumeration of these cases and the correspond-
ing transformations are straightforward and therefore omitted.
Integration with DP: The proposed method for power profile
manipulation has been integrated with our DP approach. When
a separator is placed in a region, rather than taking the
maximum of the testing times of the two subregions as the
test time for that region, we compute the new test time as
the test length of the power profile obtained after merging the
power profiles of the two subregions. Line 6 in Figure 11 is
modified accordingly. Since any two power profiles are merged
without violating power constraint, power profile of the NOC
N does not violate the constraint.
The run-time complexity of the approach under power
constraints remains unaffected. The procedure to merge two
profiles takes a constant time for computing a merged pro-
file. When creating a power profile for a leaf region using
createPowerProfile procedure, the complexity increases
by a factor of mn (an efficient implementation using DP
increases the complexity by a factor of min(m, n) · log(mn)),
but this part only constitutes the initialization step and does
not dominate the runtime of the main algorithm.
D. Reducing the run-time complexity by a factor of P
The run-time complexity of the proposed approach was
found to be a function of P2. The number of pins P is much
larger in magnitude when compared to other parameters such
as m, n, or k. We next show how the factor of P2 can be
reduced to P. The approach presented in the previous section
distributes pins on both sides of the separator such that the sum
of the pins on both sides is equal to a given pin count p, and
selects the distribution that minimizes test time. All possible
combinations are tried making the search exhaustive. This is
repeated for all possible values of p; therefore, a factor of
P2 is seen in the computational complexity. Exhaustive search
can be reduced to selective search by observing that given a
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computeAndStore(M, i, j, l,w, k)
1: for v in i + 1 · · · i + w − 1, x in 1 · · · k − 1
/*This is the optimal distribution for the base case (p = k). p1 pins to
one subregion and p2 to the other.*/
2: p1← x; p2← k − x;
3: for p← k to P
4: t1← M[i, j, l, v − i, x, p1]
5: t2← M[v, j, l, i + w − v, k − x, p2]
6: t ← max(t1, t2)
7: if M[i, j, l,w, k, p] > t
8: M[i, j, l,w, k, p]← t
9: B[i, j, l,w, k, p]← [v, “v”, x, k − x, p1, p2]
//Assigning the next pin to the subregion having greater test time.
10: if t1 ≥ t2 then p1++ else p2++
Fig. 16. Modified computeAndStore for reducing the run-time complexity.
position of separator, and an optimal distribution of p pins
in the two subregions created by the separator, the optimal
distribution for a count of p + 1 pins is obtained by assigning
the newly added pin to the subregion having greater test time.
The modified computeAndStore procedure that imple-
ments selective search is shown in Figure 16. While computing
the minimum test time for a non-leaf region, we maintain an
optimal distribution of pins in the two subregions for each
position of separator v, for each pin-count p, and partition
size x of one of the subregions (the partition size of the other
sub-region is computed as k − x, where k is the partition size
of the parent region for which we are computing the minimum
test time). For the base case when the pin-count p equals k,
the number of pins assigned to the subregions equals their
respective partition sizes, i.e., x and k − x. This is the only
possible (and hence optimal) distribution because each leaf
region has to be driven by at least one pin. The arrays M and
B are updated whenever a better result is found. A similar
procedure is used for sweeping horizontal separators.
VI. Experimental Results
In this section, we first describe how we created our test
cases. The rest of the section includes the following:
• For NOCs with arbitrary (irregular) topologies, we com-
pare the results obtained from our approach based on
subset-sum with an implementation of [13].
• For a mesh-based NOC, we compare the results obtained
using DP to that obtained with ILP [20]. Since the
comparison is based on the problem instances that can
be solved with ILP in a reasonable time, we take small
problem instances first. These test cases provide a good
baseline with which we compare the quality of solutions
produced by our approach.
• We compare the CPU times required for the proposed
method with two baseline methods.
• We demonstrate diminishing returns on increasing the
partition size (number of regions) for a given pin count.
• Results showing the effect of power constraints on the
total test time is reported and compared with [35].
• Improvements in the computation time due to the speedup
technique discussed in Section V.
A. Test scheduling without power constraints
We used six SOCs from the ITC’02 SOC Test Benchmarks
[36], namely d695, g1023, p34392, p22810, t512505 and
p93791, with 10, 14, 19, 28, 31 and 32 cores, respectively.
Since we are interested in evaluating performance for a large
number of cores, we created additional SOCs by taking cores
from the last two SOCs and replicating them. The test times
for all TAM widths (constrained by flit width) for each core
were obtained using the design wrapper algorithm [6].
For mesh-based NOCs, we adopted the same approach as
outlined in [14], [15], [18]–[20] for generating the topology
of the NOC. We assumed XY-routing, a switching delay of
three clock cycles per router for access point-to-core or core-
to-access point path establishment, and one cycle each for
transmitting header and tail flits. A flit width of 32 bits was
assumed. For each leaf region, we placed an access point at
the middle of its longest boundary edge, and computed the
cumulative routing delay of the region as the sum of routing
delays for all the cores located in that region. It can be easily
shown that, by taking the derivative of the routing delay and
equating it to zero, the routing delay is minimized when the
access point is placed at this specific location of the region.
The routing delay for a core during path establishment is three
times its Manhattan distance from the access point assigned to
that core. We executed the ILP model using the FICO XPress-
MP Solver [37] that was also used in [20].
Each region contains exactly one access point, hence the
number of regions (partition size) in our work and the number
of access points, as reported in [20], are synonymous. All
results were obtained on a 16-core Intel(R) Xeon(R) machine
with a processor speed of 2.53 GHz, 64 GB memory and a
cache size of 12288 KB.
In the first experiment, we compare our method for an
NOC with an arbitrary topology with the method presented
in [13]. Since the latter is based on TR-Architect [27], it
does not restrict the number of access points (ATE inter-
faces) that are used; it reports the number of access points
that are required to minimize the test time. We modify
Modi f iedCreateS tartS olution procedure to initialize a solu-
tion with a fixed number of access points (K). Table I shows
the results for the two methods for two NOC test cases. The
column K∗ does not restrict the number of access points for the
method of [13]. The column ‘ [13], K∗’ reports the number of
access points required (K∗) along with the minimized test time.
We use K∗ to derive the test time for the proposed method,
which is shown in the last column. The NOC examples (irreg1
and irreg2) are taken from [13] and they both consist of
nine routers. Each router is assigned a core taken from the
SOC d695. Since there are nine routers and d695 consists
of 10 cores, we ignore one core, namely Module5, for this
experiment. Note that the greedy procedure of pin distribution
is optimal at every iteration; hence, solutions are obtained for
a range of pin counts in a single run. The CPU time was found
to be negligible in all cases. Our method consistently reports
better solutions than [13].
Next we present results for a mesh-based NOC. We took
a 6x6 NOC obtained from the SOC t512505 (31 cores) and
compared the results obtained using the two approaches. The
ILP proposed in [20] does not address the problem of optimal
access point placement. Therefore, we show two different
sets of results for the ILP model; one obtained by a random
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TABLE I
Comparison of the test times (clock cycles) obtained using the proposed







s K = 2 K = 3 K∗




16 33859 31588 33242 30530 30680, 4 30312, 4
24 28226 21412 22290 20631 21073, 4 20631, 4
32 20516 19372 19848 16739 17613, 5 15303, 5
40 18940 17704 18486 13690 13007, 5 12810, 5
48 18793 17116 17716 13266 10751, 5 10678, 5
56 18793 15773 17716 12303 9869, 6 9869, 6




16 39450 32485 31241 30117 31241, 3 30117, 3
24 28729 21412 22449 20796 21579, 3 20796, 3
32 19771 19372 19034 15338 15621, 3 15338, 3
40 19679 17704 18564 12953 12846, 5 12846, 5
48 19679 16827 14602 12941 10625, 5 10537, 5
56 19679 15758 14454 11519 9869, 5 9869, 5
64 19679 15758 14381 11153 9869, 5 9869, 5
†Proposed method
TABLE II
Results for t512505 (31 cores) for various values of K and P.
K P Test time (clock cycles), T
ILP∗ ILP∗∗ DP ∆∗ ∆∗∗
2 48 5675985 5637744 5644306 −0.55% 0.11%
3 48 5275163 5228434 5256900 −0.34% 0.54%64 5275163 5228434 5256900
4 48 5228434 5228428 5228428 0% 0%64 5228434 5228428 5228428
72 5228434 5228428 5228428
ILP∗: ILP with random placement of access points.
ILP∗∗: ILP with placement of access points guided by the proposed technique.
placement of access points (ILP∗) and the other obtained by
placing the access point at the locations determined by DP
(ILP∗∗). The results for different values of K and P are shown
in Table II. The column ∆∗ (∆∗∗) records the relative difference
in the test time reported by dynamic programming (DP) over
that obtained from ILP∗ (ILP∗∗). If the test time obtained by
ILP is TILP∗ (TILP∗∗ ) and that obtained from DP is TDP, then




Negative values of “∆” indicate that the solutions obtained
from ILP are worse than that from DP. The same experiment is
repeated for another 6x6 NOC obtained from the SOC p93791
(32 cores); the corresponding results are tabulated in Table III.
The CPU time for DP is less than 1 s.
The ILP solver was allowed to execute until it found an
optimal solution. Note that an “optimal solution” for ILP∗ may
be worse than a solution obtained using DP due to the non-
optimal placement of access points. Placing the access points
at the locations suggested by the proposed approach almost
always resulted in reduced test time. These results demonstrate
that the proposed DP approach can produce results that are
very close to that obtained by ILP. The DP approach leads to
optimal solutions under the constraint of rectangular partitions.
The ILP approach can lead to better solutions than DP by
allowing non-rectangular partitions.
Table IV compares the test times obtained using various
methods with TAM-independent lower bounds on test time
that are derived using [27]. (Note that these lower bounds
cannot always be achieved due to bottleneck cores [6].) The
third column reports the lower of the test times obtained using
TABLE III
Results for p93791 (32 cores) for various values of K and P.
K P Test time (clock cycles), T CPU Time
ILP∗ ILP∗∗ DP ∆∗ ∆∗∗ ILP∗ ILP∗∗
2 48 663388 640033 681228 2.68% 6.4% 1.24 s 0.71 s
3 48 615042 606472 624062 1.49% 2.9% 11.29 s 12 s64 473990 474801 486605 2.6% 2.4% 4.6 s 20 s
4 48 605224 604344 610357 0.8% 1.0% 2 m 2 m 3 s64 461053 454080 484201 5% 6.6% 12.22 s 20 s
72 412989 407574 417876 1.1% 2.52% 1m 3 s 1 h 47 m
5 64 458132 457362
# 479515 4.67% 4.84% 7 m 27 s 3 h
72 410475 400795 415483 1.22% 4.84% 2 m 57 s 6 m 40 s
96 312328 310467# 329886 5.62% 6.25% 1 m 53 s 3 h
ILP∗: ILP with random placement of access points;
ILP∗∗: ILP with a placement of access points guided by the proposed technique;
#not an optimal solution—ILP timed-out after 3 hours.
ILP∗ and ILP∗∗. Since the lower-bound expression in [27] is
not tied to any particular TAM design and utilizes only the
volume of test data that must be transported, these bounds
are also applicable to the test-time minimization problem in
NOCs. Moreover, an NOC imposes additional constraints on
the classical TAM optimization problem; therefore, the lower
bounds of [27] hold in our NOC-based TAM scenario as
well, and we expect actual test times to be larger than the
lower bounds. Nevertheless, closeness to lower bounds is a
measure of the effectiveness of an optimization method. For
the problem instances listed in Table IV, the test-time results
are only 5%–13% higher than provable lower bounds.
We show similar results for a larger 14x14 NOC obtained
by replicating cores from the SOC benchmark p93791; see
Table V. We set a time limit of three hours for ILP for each
value of K and P, and report the best intermediate results
obtained within that time limit. It was observed that with an
increase in the number of regions K, ILP took longer time to
report the first intermediate solution. We set three hours as the
limit because no noticeable improvement was seen in the ILP
intermediate solutions after this duration. The CPU time taken
by DP is only 4 minutes and 8 seconds, which is negligible
in comparison to the cumulative execution time of 1 day and
12 hours taken by ILP for all the 12 cases shown in Table
V. Our approach also reported better results for some larger
values of K. Note that for instances for which ILP∗∗ yields
lower test times than DP, a combination of the two methods
can be used. An effective partition can be first identified using
DP, and then the test-pin assignment problem can be solved
using ILP, as in [20]. However, for larger problem instances,
ILP is not feasible due to high computation requirements.
We next show results for a 20x20 NOC obtained by repli-
cating cores from the two SOC benchmarks; see Table VI.
Considering the size of NOC, a CPU time limit of 6 hours
was set for ILP for each of the 12 cases shown in Table VI.
No intermediate solutions were reported for larger values of
K. While the cumulative CPU time taken by ILP∗ for all the
cases was found to be 2 days and 7 hours, ILP∗∗ took 3 days.
The CPU time taken by ILP is clearly impractical, and the
ILP approach does not scale with the number of cores and the
size of the partition. In contrast, the CPU time for DP is only
25 minutes and 10 seconds.
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TABLE IV
Comparison of test times (in cycles) for p93791 obtained from different
methods with the tam-independent lower bound reported in [27].
K P DP ILP∗/ILP∗∗ Lower bound [27]
4 48 610357 604344 580744
5 64 479515 457362 435561
5 72 415483 400795 387167
5 96 329886 310467 290378
TABLE V
Test times for 14x14 NOC for various values of K and P.
K P Test time (clock cycles), T
ILP∗ ILP∗∗ DP ∆∗ ∆∗∗
3 48 3715943 3664878 3764088 1.29% 2.70%64 2857587 2806197 2868364 0.37% 2.21%
4 72 2491517 2464016 2486965 −0.18% 0.93%
96 1917893† 1906318 1989787 3.74% 4.38%
5 108 1662490 1645632 1682522 1.2% 2.24%120 1541735 1528065 1543730 0.13% 1.02%
6 108 1766538 1716503 1667207 −5.62% −2.87%128 1679271 1413330 1432921 −14.67% 1.38%
7 128 1672190 1492955 1411292 −15.60% −5.47%140 1371750 1320933 1298180 −5.36% −1.7%
8 140 1768660 1543097 1288646 −27.14% −16.48%152 1391710 1195750 1197054 −13.98% 0.1%
ILP∗: ILP with random placement of access points.
ILP∗∗: ILP with placement of access points guided by the proposed technique.
†Optimal solution obtained from ILP
To further demonstrate the scalability and benefits of the
proposed approach, we evaluated the DP method for an SOC
of the future that has nearly 1,000 cores (a 32x31 NOC). The
DP procedure completes in 4 hours of CPU time. In order
to evaluate the quality of the solution (test time obtained), we
developed a simple baseline heuristic of generating a partition.
Among all intermediate regions available for partitioning, the
region having the largest number of network tiles was selected
and a separator was placed randomly. Pins were distributed in
the ratio of the dimension of the leaf regions. We generated
100 such partitions for each different values of K and a value
of P = 150, and report the mean, minimum, and maximum
test time for each case, as shown in Table VII. It can be seen
from the table that DP provides consistently superior results—
two orders of magnitude reduction in test time compared to
the mean test time for the baseline case. Compared to the
minimum test time for the baseline case, the test time reduction
is in the range of 13% to 48%.
We also considered an SOC with 1, 600 cores (40x40 NOC).
The DP solution (for 2 ≤ K ≤ 5) was obtained in 3 hours of
CPU time for P = 150. The test times obtained from DP
was consistently lower than that for the randomized baseline
method for all values of K. For example, for K = 5, we
obtained 19.80%, 44%, and 69.33% reduction in test time
compared to the minimum, average and maximum test times,
respectively, obtained from the baseline method.
We also examined the scalability of the subset-sum-based
method for large SOCs. We ran the procedure optimize TAM
on the 32x31 NOC for K = 4. Figure 17 shows the percentage
reduction in test time reported by the procedure over the DP-
based method for varying values of ∆ and P. The figure also
TABLE VI
Test times for 20x20 NOC for various values of K and P.
K P Test time (clock cycles), T
ILP∗ ILP∗∗ DP ∆∗ ∆∗∗
3
48 39120112† 31977790 39710744 1.51% 24.18%
56 34327589† 29937056 36128201 5.2% 20.68%
64 32993009† 29252001 34967720 5.98% 19.53%
4
72 28623706† 22095610 27157342 −5.12% 22.9%
84 25376412† 21334784 24143276 −4.85% 13.1%
96 23671502† 20848957 23933118 1.1% 14.79%
5
96 22563287 19428477 20885613 −7.4% 7.5%
108 21947600 17919339 19527804 −18.35% 8.97%
120 23910854 16851542 18805376 −21.35% 11.59%
6
120 NR‡ 19728600 16772337 — −15%
128 NR‡ 22219900 16231904 — −26.94%
140 NR‡ 20553216 15957241 — −22.4%
7
128 NR‡ NR‡ 15424776 — —
140 NR‡ NR‡ 14892919 — —
152 NR‡ NR‡ 13988145 — —
8
140 NR‡ NR‡ 12988319 — —
152 NR‡ NR‡ 12768290 — —
164 NR‡ NR‡ 12204338 — —
ILP∗: ILP with random placement of access points.
ILP∗∗: ILP with placement of access points guided by the proposed technique.
†Optimal solution obtained from ILP
NR‡: ILP did not find any solution within the time limit (6 h).
TABLE VII
Test time of dynamic programming vs. randomized baseline approach for





Test Time from Baseline Approach ( T2−T1T2 )
Mean, T2 Minimum Maximum ×100%
4 48696503 95358264 56438372 166259458 95.82%
5 39058309 78704175 53480028 135262224 101.5%
6 32955187 73151835 47784917 117510883 121.97%
7 29912627 78841592 48190525 127542914 162.57%
8 27623723 82552584 52717461 128748359 198.84%
TABLE VIII
Table showing diminishing improvement in the reduction in test time as K
increases for a 14x14 NOC.
K
P = 80 P = 120
Test Test
TTR† T [13] T (DP) TTRcycles cycles
(T [13]) (T (DP))
3 2576720 2604656 — 2517557 2570399 —
4 2783984 2273510 12.7% 1896896 1935007 24.7%
5 2746663 2248619 1.0% 2824656 1543730 20.2%
6 2432954 2229751 0.7% 2624430 1503099 2.6%
7 2523712 2222274 0.3% 1828087 1493571 0.6%
8 2265840 2214001 0.3% 1739505 1493571 0%
K∗ 2276611, 12 1559961, 19
Lower 2080309 1386877bound [27]
†Test-time reduction (TTR): relative reduction in test time obtained by adding
an access point.
shows the CPU time needed by the procedure for each value
of ∆. It can be seen that when ∆ is high, the subset-sum-
based method is capable of producing better results than the
DP, but takes more CPU time. The reduction in test time was
found to be as high as 3.3% when ∆ was set to 20000. The
test time reported by the procedure optimize TAM was 1.4%
more than that for DP for ∆ = 5000. The CPU time varied























































































































Fig. 17. Results showing percentage reduction in test time by the subset-
sum-based method over DP-based method with varying values of ∆ for 32x31
NOC, K = 4. CPU time for each value of ∆ is also shown.
values, whereas DP took 4 hours to produce the results. It
will be seen later that for the 32x31 NOC, the CPU time for
DP can further be lowered to 11 m 50 s using the speed-up
technique discussed in Section V.D. As mentioned in Section
III.E, the optimize TAM procedure scales down the test times
of individual cores for avoiding computational bottlenecks
in solving subset-sum problem instances. This approximation
step may lead to the elimination of some valid partitions from
the solution space. Therefore, optimality is not guaranteed with
the subset-sum-based approach.
We next examine our experimental results for further anal-
ysis. Table VIII reports the test times for a 14x14 SOC (196
cores) for partition sizes K varying from 3 to 8, and for
three different values of P. The table also shows the results
produced by [13] for all these cases. The TTR (test-time
reduction) column shows the relative reduction of test time
obtained by adding an additional access point (using the DP
approach). It can be seen that the magnitude of reduction in
test time gradually decreases. This is because the test time
of a core depends on the number of pins assigned to it and
as the partition size increases, the number of pins available
per region decreases. By increasing the pin count, we observe
that the effect of sudden decrease in TTR can be moderated.
For example, for P = 80, the TTR rapidly dipped to 0%, but
we were able to moderate the sudden decline by allotting 120
pins, and get further benefits by increasing the pin count to
160. However, the number of available pins on the ATE is
limited, hence it is natural to ask what is a suitable choice for
the partition size and the pin-count that should be used, and
how can we calculate these values. These questions will be
addressed in future work.
The row K∗ in Table VIII shows the result produced by [13]
when no restriction is placed on the number of access points
to be used. It can be seen that [13] reports an extremely large
number of access points, which can be harder to implement in
practice. Moreover, a large number of access points can lead
to the associated problem of power consumption because of
test parallelism. We report lower test times than [13] using
fewer access points. For P = 160 (not shown in the table), the
improvement achieved by our method over [13] is as high as
37.6% when K is restricted to 8. When K is not restricted,
[13] resulted in a test time (using 23 access points) that is
worse than the test time reported by DP with only 7 access
points. Since our approach only creates rectangular partitions,
TABLE IX
Test times of p93791 for four access points under power constraints.
Power Test Length Test Length from [35]
Constraint1 64 pins 32 pins 64 pins 32 pins
1.00 484201 936737 467441 912781
0.45 485869 936767 470926 916390
0.40 487541 936737 480361 918546
0.35 487541 936767 501982 968905
0.30 568107 936737 543706 981134
1 Power constraint relative to total power consumption in SOC.
a simple post-processing step, such as that implemented in
the procedure Modi f iedReshu f f le of [13], can further reduce
test time by moving cores from one region to another. We
also report lower bound values for the two values of P in the
last row of Table VIII. The test times that we obtained are
only 9.4% (12.5%) larger than the provable lower bounds for
P = 80 (P = 120).
B. Power-constrained test scheduling
To assess the impact of power constraint on test scheduling,
we ran our approach on two NOCs: a 6x6 NOC and an NOC
with 100 cores (10x10), both constructed out of cores from
the benchmark circuit p93971. Due to the lack of information
on power consumption of these cores, we assumed that the
power consumption in a core is directly proportional to the
sum of the number of core’s inputs, outputs, bidirectional pins
and memory elements — the same approach as adopted in
[35]. All values for power consumption used were relative
with respect to the total sum of the power consumption of all
cores, which is referred to as “system” power consumption in
[35]. We therefore refer to power in terms of a normalized
value relative to the total system power.
Table IX compares the test length obtained by our approach
with that obtained using the ILP model from [35]. All power
constraints are defined as a fraction of the system power.
Scheduling with the 1.0 power constraint is equivalent to
scheduling without power constraints, as no schedule can
exceed the total system power. Since our approach approx-
imates the power consumption for a set of cores using ma-
nipulation on power profiles to create an approximate profile,
the performance of the approach depends on how tightly the
approximation scheme bounds the actual power profile from
above. The test lengths were found to match closely with the
results obtained using [35] for all values of the power limit.
Because our approach is necessitated by the intractability
of problem instances involving large NOCs, we present the
results for a 10x10 NOC in Table X for different power
constraints and partition sizes. Since, as in this case, each core
contributes very little to the system power consumption, the
power constraint was set to 25% of the system power con-
sumption at first, and then subsequently the power budget was
reduced by 5% at each step. Increasing the power constraint
always increases the test length. Under strict power constraints,
additional access points will only increase test time compared
to relaxed power constraints. The run-time complexity remains
the same as before, and no appreciable difference in runtime
was found for the reported cases.
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TABLE X
Test times of a 10x10 NOC for multiple access points for 120 pins under
power constraint.
PC1 Number of access points (K)
4 5 6 7 8
1.00 993225 772398 750978 748576 746915
0.25 993225 772398 750978 748576 752042
0.20 1005859 869850 799056 795940 848257
0.15 1223566 961602 980472 1036158 1036158
1 Power constraint relative to total power consumption in SOC.
TABLE XI
CPU times for the speedup technique discussed in Section V.
Dimension Original DP Improved DP
10 x 10 (K = 8, P = 152) 2 min 5 s 9 s
14 x 14 (K = 8, P = 152) 4 m 8 s 15 s
20 x 20 (K = 8, P = 152) 25 m 10 s 1 m 16 s
32 x 31 (K = 8, P = 150) 4 h 11 m 50 s
C. Speedup technique
We next show the effect of the speedup technique, discussed
in Section V, on the computation time for DP. In Table XI, the
third column corresponds to the approach taken for reducing
the run-time complexity by a factor of P. The speedup is
clearly evident for larger NOCs.
VII. Conclusion
We have developed a scalable solution to the problem
of optimizing test-data delivery in an NOC-based manycore
SOC. A formulation based on the subset-sum problem has
been proposed for NOCs with dedicated routing and arbitrary
topologies. For grid topologies supporting XY routing, test-
time minimization has been solved using DP, which computes
optimal solutions for rectangular partitions. Results for NOC-
based manycore SOCs constructed from ITC 2002 bench-
marks have shown that the proposed method yields high-
quality results, and scale to large SOCs with many cores. Test
scheduling under power constraints and a speedup technique
have been incorporated. Since dynamic programming solu-
tions are recursively constructed from solutions to underlying
subproblems, the proposed method can inherently facilitate
design-space exploration for effective test planning.
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